@whitequark Fifty dimensions before the cache is used.

That is one hell of a RISC chip running the navigation ruleset.